Abstract-This paper proposes a new single-switch gate-driver circuit to drive a low-side power transistor at high frequencies with rapid turn-ON and turn-OFF transitions. The characteristics of the proposed topology include fast dynamic response, smaU energy storage requirements, and flexible design. Conventional gate drivers are used up to frequencies around 5 MHz and need at least two transistors. In this study, detailed description, design procedure, and power loss analysis of the proposed topology are presented. The introduced circuit exhibits fast switching speed and low gate-drive loss. Simulation and experimental results showing performance of the new topology are provided to validate the theory. The prototype of the gate driver for power transistors is designed, simulated, and tested at 20 MHz.
I. INTRODUCTION L +
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With the advancement of the electronic industry, the demand for power converters with high density, high efficiency, and low cost is increasing [1] . The gate-driver circuit forms an important interface between a power electronic stage and a control stage [2] . Commonly used gate drivers such as class-D and class-DE, which have at least two transistors, can be used at frequencies up to about 5 MHz, [3] , [4] . However, their suffering losses are very high. Many challenges encountered, while driving transistors at frequencies above 5 MHz. For example, in converter with multiple transistors, it is difficult to implement high-side gate driver and provide dead time on the order of a few nanoseconds [5] , [6] . Therefore, a topology with a single switch such as that proposed in this paper has advantages, especially for operation at high switching frequencies [7] . The sizes of magnetic components and capacitors in the circuit are inversely dependent on frequency [8] . Therefore, the inductance in the proposed gate driver is reduced. Moreover, the output capacitance Cos s and the input capacitance C iss of the power MOSFETs in the gate driver are small to minimize the switching energy loss [9] , [to] . A soft-switching technique is utilized to reduce switching loss in the driving power MOSFET [II] . Thus, the switching loss is alleviated. Since high operation frequencies increase switching loss, a loss analysis of the gate driver is presented to predict the overall loss. The main objectives of this paper are to introduce a new topology of gate-drive circuit to drive power transistors at high frequency and to present its analytical equations. The operation of the proposed gate-drive circuit is explained in detail. The presented topology is based on Class-E circuit, 978-1-5386-4881-0/18/$31.00 ©2018 IEEE which increases the output voltage with respect to the input voltage [12] , [13] . Therefore, it can drive a power MOSFET even when low voltage is available. The new design achieves small passive energy storage components, fast response, and low design complexity. These advantages make the proposed gate-driver topology suitable for applications that require high frequency operation such as RF power converters and telecom power supplies. ves is known to be 0 at t = DT+ because the transistor M turns OFF at t = DT. In other words, the gate driver provides ves = 0 just before the power MOSFET MD turns ON. Thus,
II. DESIGN OF PROPOSED GATE DRIVER TOPOLOGY
In this time interval, the power transistor M is OFF and its current is is zero. Thus, the gate-source voltage of the power switch MD rises from zero to a maximum value and then decreases to zero as shown in Fig. 2 . During this interval, the inductor operates as a current source that supplies the charge to the driven transistor input capacitance C iss and the gate current ie is equal to the inductor current iL. The following assumptions are made: a) the capacitance C iss is linear and its initial value is zero, b) the gate resistance R g and the inductor
DT DT (6) By taking the derivative of both sides with respect to time,~s~s-
Equation (7) is a second-order non-homogenous differential equation. The solution of this equation has two components: general solution (homogenous) and particular solution, to give the total solution as
B. Switch-OFF
where fs is the switching frequency and a = fsl fa. From (3),
During this interval, the inductor current iL is flowing through the switch M. In other words, the switch M supports a lowimpedance path to the ground. Thus, the switch current is is
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Hence, the peak-to-peak inductor current ripple over a time interval DT is ron. It operates with an infinite resistance during the OFF interval. The current flowing through the capacitances Coss and C iss forms a soft-switching voltage at both transitions. The driving transistor M is operating under ZVS condition, eliminating the switching losses. The switch M can be driven at any duty cycle D, which is determined as switch ON time ton divided by the total period T. The ideal waveforms of the proposed gate driver over one period are shown in Fig. 2 . The circuit operation is explained in two operating modes depending on the switch M state.
In this time interval, the power transistor M is ON and its drain-source voltage is zero. The output voltage across the capacitance C iss is zero because the voltage across the switch AI is zero. The switch current is is equal to the inductor current iL, while the gate current ie is zero. Therefore, the capacitance C iss is discharged during this time interval and the power MOSFET M D remains OFF. When the switch M is ON, the voltage across the inductor VL is equal to the input voltage VI. During this interval, the inductor current iL increases linearly and its waveform starts from an initial value iL(O). Since the switch M is ON, the voltage across the inductor is equal to the input voltage VI.
o At the end of this interval, the inductor current iL at DT is
A. Switch-ON
978-1-5386-4881-0/18/$31.00 ©2018 IEEE As aforementioned, the gate current supplies the charge to the input capacitance C iss and pulls the charge from the input capacitance when the switch M OFF. The gate current is expressed as
In the gate resistance R g of the power MOSEFT at switching frequency fs, the power dissipated is
. for D = 0.5. The specifications of the proposed gate-driver components are given in Table I .
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To determine the loss dissipation in the internal gate resistance From the above equations of loss analysis, we determine the total dissipative power loss Pdiss in the gate driver as follow:
III. DESIGN, SIMULATION, AND EXPERIMENTAL RESULTS

A. Gate-Driver Design
The gate driver is designed for the switching frequency fs = 20 MHz. The driving and driven transistors were VRFI48A, whose data are listed in Table I The conduction power loss in the inductor L is dissipated in the internal resistance r L of the device. Since air-core inductor is used, the inductor core power losses are negligible. To compute the nns of the inductor current iL, we can assume that the transition of current i L in complete switching period
T is approximately a triangular with peak-to-peak 6.iL [14] . The rms inductor current IL(rms) is
(17) 
IV. CONCLUSION
A new sinusoidal gate driver has been introduced. It has a low component count. It is useful as a low-side gate-drive circuit at high operating frequencies due to small energy storage passive components and low complexity. The transient response was fast as compared to conventional gate drivers. The circuit was designed, built, and tested. A good agreement between theoretically produced and the measurements was observed. This technique is suitable for telecom and RF applications that operate in the switching-mode from a few MHz to tens of MHz.
is driven by the proposed gate driver, enabling the duty cycle to be adjusted with fixed frequency. In addition, same power MOSFET is used as switch M in the gate-driver circuit. The de supply was applied through the inductor L. All components of the gate driver were measured, using an HP4194A Impedance Analyzer. within the manufacturers rating of 40 V (4/40 = 0.1). The maximum value of gate-source voltage VCSmax = 3.2629 x 4 = 13.05 V. According to above loss analysis, the power losses are shown in Fig. 3 at 20 MHz switching frequency. The total loss of the proposed gate driver was 19.12 mW. The conduction loss P rL in resonant inductor resistance r L was 2.25 mW and the gate-resistance loss P Rg = 3.37 mW. It can be noticed that the loss in on-resistor P ron = 13.5 mW was dominant due to high on-resistance of the power switch M. 
. Simulation
Based on the circuit operation and design approach presented in Sections II, the gate driver was designed, and tested with a fixed resistive load of the driven MOSFET MD. The Si power MOSFETs were utilized in the proposed gate driver and as a driven switch. The SaberRD software was used to observe the waveforms of the gate driver at constant switching frequency 20 MHz. The input voltage VI was 4 V. To get ZVS, the components were adjusted so that C = 280 pF and L = 135 nH. The magnitude of the gate-source voltage depends on the duty cycle D. The maximum value of gate-source voltage VCSmax was 13.72 V at D = 0.5 and VCS(max) = 22 V at D = 0.8. Fig. 4 shows the inductor current, gate current, and gate-source voltage waveforms for the entire cycle. It can be noticed that the power transistor input capacitance C iss is charged/discharged when the switch M is OFF. The gatesource and drain-source voltages of the driven power transistor M D were captured during the turn-on transition as shown in Fig. 5 . A quick turn-on transition time with large slew rate is observed (rising time 3 ns and falling time 4 ns), indicating that high-speed switching is achieved. The performance of the new gate driver proves many features that the topology has over conventional designs. Particularly, it proves high-speed transient response, small storage components, and low-design complexity for high-frequency operation.
C. Experimental Results
An VRF148A MOSFET (170 V, 6 A) from Microsemi Technologies was used as the switching device in the circuit. It
